New Approach for Channel Encoding and Decoding Using (8,4) Extended Hamming Code

Show simple item record Mushfick, M.M.M. Puspatheepan, A. De Silva, Dilanka 2021-11-19T07:13:10Z 2021-11-19T07:13:10Z 2020
dc.description.abstract In this paper, the Channel Encoding and Decoding process is implemented using the (8,4) Extended Hamming code, in Quartus II 13.0 design software through VHDL program ming language and ModelSim-Altera software for simulating the circuit designs. With a minimum Hamming distance of four, Single-Error Correction and Double-Error Detection (SEC DED) can be achieved. Dissipation of power through heat and high processing time are the major shortcomings of using non reversible logic gates. The combinational logic gate designs are built using reversible logic to reduce dissipation of heat and processing delay. FPGAs are preferred over micro-controllers for the implementation of the designs, due to low signal processing latency and high parallel processing capability. The detection and correction of errors is achieved by following a new effective concept/algorithm to achieve SEC-DED at the decoder. The hardware implementation of the prototype was done using the Altera DE0-Nano FPGA board en_US
dc.language.iso en en_US
dc.publisher Sri Lanka Technological Campus- IRC en_US
dc.subject Check-Bits Generator (CBG) en_US
dc.subject Double Bit Error (DBE) en_US
dc.subject Error Detection and Correction(EDC) en_US
dc.subject Garbage Output en_US
dc.subject Reversible gates en_US
dc.subject Single Bit Error (SBE) en_US
dc.subject VHSIC Hardware Description Language (VHDL) en_US
dc.title New Approach for Channel Encoding and Decoding Using (8,4) Extended Hamming Code en_US
dc.type Other en_US

Files in this item

This item appears in the following Collection(s)

Show simple item record

Search SLTC e-Repository


My Account